PCBPARTPICKER

B560C-13-F

C85100

TPS54360 buck catch diode (SW to GND) - TI reference design part 60V/5A Schottky

footprint
loading footprint…
3d model step ↓
loading 3d model…
assets
Datasheet or product page datasheet
external ↗
Datasheet PDF (mirrored) datasheet pdf
download · r2
EasyEDA device easyeda device
in easyeda · no preview yet
EasyEDA library easyeda library
in easyeda · no preview yet
EasyEDA Pro device: C85100 easyeda pro device
download · r2
EasyEDA Pro library (device+symbol+footprint): C85100 easyeda pro lib
download · r2
EasyEDA component source (symbol + footprint geometry) easyeda source
download · r2
JLC/LCSC product image jlc image
download · r2
3D model (OBJ) model 3d obj
download · r2
3D model (STEP) model 3d step
download · r2
engineering profile

B560C-13-F

Identity

  • Manufacturer: Texas Instruments
  • Model / MPN: B560C-13-F
  • LCSC: C85100
  • Category: buck-converter
  • Description: TPS54360 buck catch diode (SW to GND) - TI reference design part 60V/5A Schottky
  • Source: Fleet telematics BOM-VERIFIED.csv
  • Project designators: D4
  • Project quantity per board: 1

Capabilities

  • Not captured yet.

Package And Footprint

  • Package / footprint name: SMC_L7.1-W6.2-LS8.1-RD
  • Pin count: Unknown
  • EasyEDA symbol UUID: Not verified
  • EasyEDA footprint UUID: Not verified
  • EasyEDA device UUID: 3de8065d4cb949c6988dd966b486f501
  • EasyEDA library UUID: 0819f05c4eef4c71ace90d822a990e87

Power And Operating Modes

  • Active current: Not characterized in seed.
  • Sleep / standby current: Not characterized in seed.
  • Supply rails: Not characterized in seed.
  • Notes: Capture rail limits, quiescent current, and enabled/disabled states when relevant.

Procurement Classification

  • JLC class: Basic Part
  • JLC note / assembly basis: Standard
  • Assembly status: jlc_basic
  • Price-break table: Not captured in seed. Store only timestamped price-break snapshots when intentionally refreshed.
  • Live stock: intentionally not stored as durable selection data; refresh externally before ordering.

Datasheet And Links

Selection Notes

  • Good for: power-tree designs when ratings and layout constraints fit
  • Avoid when: Not captured yet.
  • Known layout constraints: Verify package land pattern, decoupling requirements, thermal pad, RF keepouts, crystal routing, and boot straps from the datasheet.
  • Equivalent search hints: match category buck-converter, interfaces none captured, package SMC_L7.1-W6.2-LS8.1-RD, and EasyEDA footprint UUID unknown.

Search Keywords

seed:fleet-telematics, source:bom-verified, buck-converter, jlc_basic, jlc-note:standard

pcbpartpicker.app d1 · r2 · vectorize