PCBPARTPICKER

TPS54360DDAR

C44377

60V 3.5A buck converter

footprint
loading footprint…
assets
Datasheet or product page datasheet
external ↗
Datasheet PDF (mirrored) datasheet pdf
download · r2
EasyEDA device easyeda device
in easyeda · no preview yet
SOIC-8_L5.0-W4.0-P1.27-LS6.0-BL-EP2.0 easyeda footprint
in easyeda · no preview yet
EasyEDA library easyeda library
in easyeda · no preview yet
EasyEDA Pro device: C44377 easyeda pro device
download · r2
EasyEDA Pro library (device+symbol+footprint): C44377 easyeda pro lib
download · r2
EasyEDA symbol easyeda symbol
in easyeda · no preview yet
JLC/LCSC product image jlc image
download · r2
engineering profile

TPS54360DDAR

Identity

  • Manufacturer: Texas Instruments
  • Model / MPN: TPS54360DDAR
  • LCSC: C44377
  • Category: buck-converter
  • Description: 60V 3.5A buck converter
  • Source: Fleet telematics BOM-VERIFIED.csv
  • Project designators: U11
  • Project quantity per board: 1

Capabilities

  • Not captured yet.

Package And Footprint

  • Package / footprint name: SOIC-8_L5.0-W4.0-P1.27-LS6.0-BL-EP2.0
  • Pin count: 8
  • EasyEDA symbol UUID: 25f9cd92719540309df1f80ba6eff932
  • EasyEDA footprint UUID: 1b828790161142f9b85dcdade4039cf6
  • EasyEDA device UUID: 0aec2b6b6a854ac7b7e8eba52fe536df
  • EasyEDA library UUID: 0819f05c4eef4c71ace90d822a990e87

Power And Operating Modes

  • Active current: Not characterized in seed.
  • Sleep / standby current: Not characterized in seed.
  • Supply rails: Not characterized in seed.
  • Notes: Capture rail limits, quiescent current, and enabled/disabled states when relevant.

Procurement Classification

  • JLC class: Extended Part
  • JLC note / assembly basis: Standard
  • Assembly status: jlc_extended
  • Price-break table: Not captured in seed. Store only timestamped price-break snapshots when intentionally refreshed.
  • Live stock: intentionally not stored as durable selection data; refresh externally before ordering.

Datasheet And Links

Selection Notes

  • Good for: power-tree designs when ratings and layout constraints fit
  • Avoid when: Not captured yet.
  • Known layout constraints: Verify package land pattern, decoupling requirements, thermal pad, RF keepouts, crystal routing, and boot straps from the datasheet.
  • Equivalent search hints: match category buck-converter, interfaces none captured, package SOIC-8_L5.0-W4.0-P1.27-LS6.0-BL-EP2.0, and EasyEDA footprint UUID 1b828790161142f9b85dcdade4039cf6.

Search Keywords

seed:fleet-telematics, source:bom-verified, buck-converter, jlc_extended, jlc-note:standard

pcbpartpicker.app d1 · r2 · vectorize